# **Specification for Approval**

PRODUCT N UMBER: OHEM12864-13B2

	CUSTOMER	
	APPROVED BY	
DATE:		

## **REVISION RECORD**

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2017. 06. 13	
X02	<ul> <li>Add panel electrical specification</li> <li>Add the lifetime specification</li> <li>Add the packing specification</li> </ul>	2017. 06. 29	Page 7, 8 & 18
A01	<ul> <li>Transfer from X version</li> <li>Add the information of module weight</li> <li>Add outgoing inspection provision</li> </ul>	2017. 08. 18	Page 5 & 19~24

## CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	8
8. INTERFACE	9
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
9.1 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP APPLICATION	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	16
11. EXTERNAL DIMENSION	17
12. PACKING SPECIFICATION	18
13. OUTGOING INSPECTION PROVISION	19
14. APPENDIXES	25

### 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Huaersheng. This document, together witht he Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

#### 2. WARRANTY

Huaersheng warrants that the products d elivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period") Huaersheng is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25 °C±5 °C, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, Huaersheng is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

#### 3. FEATURES

- Small molecular organic light emitting diode.
- Color : White
- Panel matrix : 128x64
- Driver IC : SSD1315Z
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.42mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- 3/4 wire Serial Peripheral Interface, I<sup>2</sup>C Interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

### **<u>4. MECHANICAL DATA</u>**

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix 128 (W) x 64 (H)		dot
2	Dot Size	0.15 (W) x 0.15 (H)	mm <sup>2</sup>
3	Dot Pitch	0.17 (W) x 0.17 (H)	mm <sup>2</sup>
4	Aperture Rate	78	%
5	Active Area	21.74 (W) x 10.86 (H)	mm <sup>2</sup>
6	Panel Size	24.74 (W) x 16.9 (H)	mm <sup>2</sup>
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	24.74 (W) x 28.9 (H) x 1.42 (D)	mm <sup>3</sup>
9	Diagonal A/A size	0.96	inch
10	Module Weight	1.15 ± 10%	gram

\* Panel thickness includes substrate glass, cover glass and UV glue thickness.

#### **5. MAXIMUM RATINGS**

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V <sub>DD</sub> )	-0.3	4	V	Ta = 25 ℃	IC maximum rating
Supply Voltage ( $V_{BAT}$ )	-0.3	6	V	Ta = 25℃	IC maximum rating
Supply Voltage (Vcc)	8	18	V	Ta = 25 ℃	IC maximum rating
Operating Temp.	-40	70	°C	-	-
Storage Temp	-40	85	°C	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

### **6. ELECTRICAL CHARACTERISTICS**

#### 6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{DD}$	Logic Supply Voltage	Ta = 25 ℃	1.65	-	3.5	V
V <sub>BAT</sub>	Charge Pump Regulator Supply Voltage	Ta = 25℃	3.5	-	4.5	V
V <sub>CC</sub>	Operating Voltage (for OLED panel) (Charge Pump)	Ta = 25 ℃	7	7.5	-	V
V <sub>OH</sub>	High Logic Output Level	I <sub>OUT</sub> = 100uA, 3.3MHz	0.9* V <sub>DD</sub>	-	-	V
V <sub>OL</sub>	Low Logic Output Level	I <sub>OUT</sub> = 100uA, 3.3MHz	-	-	0.1*V <sub>DD</sub>	V
V <sub>IH</sub>	High Logic Input Level	-	0.8* V <sub>DD</sub>	-	-	V
VIL	Low Logic Input Level	-	-	-	$0.2^{*}V_{\text{DD}}$	V

#### **6.2 ELECTRO-OPTICAL CHARACTERISTICS**

#### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current	-	26	27	mA	All pixels on (1)
(IBAT) (Charge Pump)	-	7	8	mA	20% pixels on (1)
Standby mode current(IBAT) (Charge Pump)	-	2	2.5	mA	Standby mode 10% pixels on (2)
IDD sleep mode current	-	-	10	uA	Sleep mode Current (3)
IBAT sleep mode current (Charge Pump)	-	-	10	uA	Sleep mode Current (3)
Normal Luminance (Charge Pump)	70	80	-	cd/m <sup>2</sup>	Display Average
Standby Luminance (Charge Pump)	-	20	-	cd/m <sup>2</sup>	Display Average
CIEx (White)	0.25	0.29	0.33		x, y (CIE 1931)
CIEy (White)	0.27	0.31	0.35		x, y (OIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition : (Charge Pump)

- $V_{BAT} = 3.6V$
- Contrast setting : 0xb0
- Frame rate : 105Hz
- Duty setting : 1/64
- (2) Standby mode condition : (Charge Pump)
  - $V_{BAT} = 3.6V$
  - Contrast setting : 0x1a
  - Frame rate : 105Hz
  - Duty setting : 1/64
- (3) Sleep mode condition :

When send 0xae command OLED display off and memory data will be maintained.

(4) Wake up condition :

When send 0xaf command OLED will be turned on.

### 7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	24,000	Hrs	80 cd/m <sup>2</sup> , 50% alternating checkerboard	(Charge pump) Note (1)
Life Time	27,000	Hrs	70 cd/m <sup>2</sup> , 50% alternating checkerboard	(Charge pump) Note (2)

Note:

- (A) Under V<sub>BAT</sub> = 3.6V (Charge Pump), Ta = 25 °C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 80  $cd/m^2$  : (Charge Pump)


- Contrast setting : 0xb0
- Frame rate : 105Hz
- Duty setting : 1/64

(2) Setting of 70 cd/m<sup>2</sup> : (Charge Pump)


- Contrast setting : 0x95
- Frame rate : 105Hz
- Duty setting : 1/64

#### **8. INTERFACE**

#### 8.1 FUNCTION BLOCK DIAGRAM



#### **8.2 PANEL LAYOUT DIAGRAM**



#### 8.3 PIN ASSIGNMENTS

				nterface	
PIN No.	PIN Name.	DESCRIPTION	8080 parallel	SPI	IIC
1	NC(GND)	Reserved pin. It should be connected to VSS.			
2	C2P	C2N/C2P – Pin for charge pump			
3	C2N	capacitor; Connect to each other with a capacitor			
4	C1P	C1P/C1N – Pin for charge pump			
5	C1N	capacitor; Connect to each other with a capacitor.			
6	VBAT	Power supply for charge pump regulator circuit.			
7	NC	No connection.			
8	VSS	Ground pin.			
9	VDD	Power supply pin for core logic operation.			
10	BS0	MCU bus interface selection pins.	NA	Low	Low
11	BS1	Neo bus menace selection pins.	NA	Low	High
12	NC	No connection.			
13	CS#	This pin is the chip select input connecting to the MCU.	NA	CS#	Tie LOW
14	RES#	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed.			
15	D/C#	This pin is Data/Command control pin connecting to the MCU.	NA	D/C#	SA0
16	NC	No connection.			
17	NC	No connection.			
18	D0	When serial interface mode is selected, D0 will be the serial clock input: SCLK;	NA	SCLK	SCL
19	D1	D1 will be the serial data input: SDIN. When I2C mode is selected, D2, D1 should be tied together and serve as	NA	SDIN	SDAIN
20	D2	SDAout, SDAin in application and D0 is the serial clock input, SCL	NA	Tie LOW	SDAOUT
21	NC	No connection.			
22	NC	No connection.			
23	NC	No connection.			
24	NC	No connection.			
25	NC	No connection.			
26	IREF	This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS.			

27	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.		
28	VCC	Power supply for panel driving voltage.		
29	VLSS	Analog system ground pin.		
30	NC(GND)	Reserved pin. It should be connected to VSS.		

#### Note

(1) Low is connected to VSS

(2) High is connected to VDD


#### 8.4 GRAPHIC DISPLAY DATA RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

CDDDAN

	GDDRAM pages structure	
		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48–COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.


- 12 -

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

#### **8.5 INTERFACE TIMING CHART**

#### Serial Interface Timing Characteristics (4-wire SPI)

$(V_{DD} - V_{SS} = 1.65 V \sim 3.5 V, T_A = 25 °C)$							
Symbol	Parameter	Min	Тур	Max	Unit		
t <sub>cycle</sub>	Clock Cycle Time	100	-	-	ns		
t <sub>AS</sub>	Address Setup Time	15	-	-	ns		
t <sub>AH</sub>	Address Hold Time	15	-	-	ns		
tess	Chip Select Setup Time	20	-	-	ns		
t <sub>CSH</sub>	Chip Select Hold Time	20	-	-	ns		
t <sub>DSW</sub>	Write Data Setup Time	15	-	-	ns		
t <sub>DHW</sub>	Write Data Hold Time	25	-	-	ns		
t <sub>CLKL</sub>	Clock Low Time	30	-	-	ns		
t <sub>CLKH</sub>	Clock High Time	30	-	-	ns		
t <sub>R</sub>	Rise Time	-	-	40	ns		
tF	Fall Time	-	-	40	ns		




#### Serial interface characteristics (4-wire SPI)

#### 9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

#### 9.1 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP APPLICATION


Power ON sequence:

- 1. Power ON  $V_{\text{DD}}$
- 2. Wait for  $t_{ON}$ . Power ON  $V_{BAT}$ .<sup>(1)</sup> (where Minimum  $t_{ON} = 0ms$ )
- 3. After  $V_{DD}$  become stable, wait at least 20ms (t<sub>0</sub>), set RES# pin LOW (logic low) for at least 3us  $(t_1)^{(3)}$ and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least  $3us(t_2)$ . Then input commands with below sequence:
  - a. 8Dh for enabling internal charge pump
  - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t<sub>AF</sub>).



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V<sub>BAT</sub> after  $t_{OFF}$ .<sup>(1), (2)</sup> (Typical  $t_{OFF}$  =100ms)
- 4. Power OFF V<sub>DD</sub> after  $t_{OFF2}$ . (where Minimum  $t_{OFF2} = 0ms^{(4)}$ , Typical  $t_{OFF2}=5ms$ )



#### Note:


 $(1)V_{BAT}$  should be kept float (i.e. disable) when it is OFF.

(2)Power Pins ( $V_{BAT}$ ) can never be pulled to ground under any circumstance.

(3) The register values are reset after  $t_1$ .

(4)  $V_{\text{DD}}$  should not be Power OFF before  $V_{\text{BAT}}$  Power OFF.

#### 9.2 APPLICATION CIRCUIT(CHARGE PUMP)



#### **Recommend components:**

- C1, C6: 4.7uF/16V(0805)
- C2, C3, C4, C5: 1uF/16V(0603)
- R1: 620K ohm (0603) 1%
- R2, R3: 10K ohm(0603)

This circuit is for I<sup>2</sup>C interface.

#### 9.3 COMMAND TABLE

Refer to SSD1315Z IC Spec.

### **10. RELIABILITY TEST CONDITIONS**

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70℃, 120hrs	5
3	Low temp. (Operation)	-40 °C, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.


#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within  $\pm$  50% of initial value.

### **11. EXTERNAL DIMENSION**



### **12. PACKING SPECIFICATION**



### **13. OUTGOING INSPECTION PROVISION**

#### 1. 抽樣方法 / SAMPLING METHOD

- (1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection
- (2) 主要缺陷 Level III;次要缺陷 Level II Major Level III;Minor Level II

		MIL-ST	D-1916	樣本代写	□對照表			
바르	驗證水準(VL)							
批量	VII	VI	V	IV	III	п	I	
$2 \sim 170$	А	А	А	Α	А	А	Α	
$171 \sim 288$	А	А	Α	Α	А	А	В	
$289{\sim}544$	А	А	Α	Α	А	В	С	
$545 \sim 960$	А	Α	А	Α	В	С	D	
$961 \sim 1632$	А	Α	Α	В	С	D	E	
$1633 \sim 3072$	А	Α	В	С	D	Е	Е	
$3073 \sim 5440$	А	В	С	D	Е	Е	Е	
5441~9216	В	С	D	Е	Е	Е	Е	
$9217 \sim 17408$	С	D	Е	Е	Е	Е	Е	
17409~30720	D	Е	Е	Е	Е	Е	Е	
≧ 30721	Е	Е	Е	E	Е	E	E	

### 2. 檢驗條件 / INSPECTION CONDITION

#### 檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

#### 溫度 / Temperature: 25±5℃

濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and eyes of the inspector≧30cm

#### 3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

#### 3.1缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
		of specification	
次要缺陷	1. 面板	(1) 玻璃刮傷	
Minor	Panel	Glass scratch	
Defect		(2) 玻璃切割異常	
		Glass cutting NG	
		(3) 玻璃崩邊、崩角	
		Glass chip	
	2. 偏光板	(1) 偏光板刮傷	
	Polarizer	Polarizer scratch	
		(2) 表面汙漬 Stains an surface	外觀缺陷
		Stains on surface	Appearance
		(3) 偏光板氣泡	defect
	3. 顯示	Polarizer bubbles (1) 暗點、亮點、髒污	
		「1) <sup>1</sup> 回 却、 ⑦ 动、 餅 行 Dim spot、Bright spot、dust	
	Displaying		
	4. 軟板	(1) 損傷	
	Film		
		(2) 異物	
		Foreign material	

#### 3.2 出貨規格 / OUTGOING SPECIFICATION

		允收			
描述	標準				
	Criterion				
-		AQL			
	· 定(Width E)/Length · 安苏/田	次要			
Glass scratch					
		<u>;u</u>			
	0.05 <w td="" 無<=""><td></td></w>				
	None				
	beyond A.A. Ignore	1			
2. 玻璃破損	(1) 裂紋 / Crack	主要			
Glass crack	擴展裂紋是不能接受的。	Major			
	Propagation crack is not acceptable.				
3. 玻璃崩邊、崩角	(1) 崩角 / Chip on corner	次要			
Glass chip		Minor			
	Z y				
	(2) 崩邊 / Chip on edge				
	Glass crack 3. 玻璃崩邊、崩角 Glass chip	Description       Criterion         1.玻璃刮傷 Glass scratch       寬 / Width (mm) W       長 / Length (mm) L       容許個調 number pieces permitte         W ≤ 0.03       忽略 Ignore       図略 Ignore       2003         0.03<			

項目 Item	描述 Description	標準 Criterion					允收 水準 AQL	
I. 面板 Panel	3. 玻璃崩邊、崩角 Glass chip		A/A 到切割 線 Size(mm)		崩邊、崩角規格 Glass chip spec			
		Level	A/A to glass edge Size(mm)	崩角 Chip on corner	Size (mm)	崩邊 Chip on edge	Size (mm)	
		Normal product	-	X Y Z	≦1.5 ≦2.0 ≦t	X Y Z	≦3.0 ≦1.0 ≦t	
		Narrow	1 <d≦1.8< td=""><td>X Y Z</td><td>≦1.0 ≦1.0 <t< td=""><td>X Y Z</td><td>≦3.0 ≦0.5 <t< td=""><td></td></t<></td></t<></td></d≦1.8<>	X Y Z	≦1.0 ≦1.0 <t< td=""><td>X Y Z</td><td>≦3.0 ≦0.5 <t< td=""><td></td></t<></td></t<>	X Y Z	≦3.0 ≦0.5 <t< td=""><td></td></t<>	
		product		X Y Z	≦0.5 ≦0.5 <t< td=""><td>X Y Z</td><td>≦3.0 ≦0.25 <t< td=""><td></td></t<></td></t<>	X Y Z	≦3.0 ≦0.25 <t< td=""><td></td></t<>	
		t = g 2. 崩邊	Note: 波璃厚度 lass thickn 曼或崩角延( o on the co	伸到 ITC				
		con	tact is not	accepta	-	,		
	4. 尺寸 Dimension		圖紙的規範 o the draw		ne sner			主要 Major
II. 偏光板	<b>1</b> .刮傷	Refer to the drawing of the spec 點狀按照"項目 II-3 偏光板氣泡"的標準。						次要
Polarizer	Scratch						Minor	
		Line type in accordance with the criteria of "Item I-1. Glass scratch".						
	2. 表面汙漬       表面汙漬無法用軟布或類似的清潔物輕輕擦描         Stains on       去除。         Surface       Stains cannot be removed even when wiped						次要 Minor	
	Sunace		Stains cannot be removed even when wiped lightly with a soft cloth or similar cleaning.					

			允收	
項目	描述	標準		
Item	Description	Criterion	水準 AQL	
Ⅱ. 偏光板	3. 偏光板氣泡	(mm)	次要	
Polarizer	Polarizer	<b>索</b> 對個數	Minor	
	bubble	C <sup>八</sup> number of	WIIIIOI	
		Size pieces permitted		
		Φ≦0.2 忽略		
		Ignore		
		0.2<Φ≦0.5 2		
		0.5<Φ 0		
		顯示區外    忽略		
		beyond A.A. Ignore		
Ⅲ. 顯示	1. 耗電	該模組的工作電流消耗不應超出產品規格書的	主要	
Displaying	Power	規範。	Major	
	consumption	The module operating current consumption		
		should not go beyond the standard indicated		
		in Product Specification		
	2. 像素尺寸	顯示像素的尺寸的公差應規格的±25%之內。	次要	
	Pixel size	The tolerance of display pixel dimension	Minor	
		should be within ±25% of specification.	<u> </u>	
	3. 顏色	依據產品規格。	主要	
	Color 4 宣座	Refer to the product specification. 依據產品規格。	Major → ፹	
	4. 亮度 Luminance		主要 Major	
	5. 暗點、亮點、	Refer to the product specification.	Major 次要	
	髒污	平均直徑 容許個數	八 <del>女</del> Minor	
	Dimming	Average diameter number of	WIIIIOI	
	spot · Lighting	D:(mm) pieces permitted		
	spot · Dust	D ≦0.1 忽略		
		Ignore		
		0.1 < D ≦0.15 1		
		0.15< D ≦0.2 1		
		0.2 < D 0		
		顯示區外 忽略		
		beyond A.A. Ignore		
		D=(長邊直徑 + 短邊直徑)/2		
		D=(反遷直徑 + 应遷直徑)/2 D=(long diameter + short diameter)/2		
		像素暗點是不允許。		
		「家赤唱詞定行りに」。 Pixel off is not allowed.		

[							允收		
項目	描述			標準					
Item		Description		水準					
	_	•					AQL 次要		
Ⅲ. 顯示	5.	暗點、亮點 、	2	2.					
Displaying		髒污		寬	長	容許個數	Minor		
		Dimming		width(mm)	length(mm)	number of			
		spot 、 Lighting		W	L	pieces			
		spot   Dust				permitted			
				W≦0.03	忽略	忽略			
					Ignore	Ignore			
				$0.03 \le W \le 0.05$	L≦1	3			
						無			
				0.05< W		None			
				顯示區外		忽略			
				beyond A.A.		Ignore			
				<b>,</b>		0			
IV. 軟板	1	尺寸	峀	軟板尺寸超規。					
Film	••	Dimension		联版代句 起魂。 Film dimension out of Spec.					
	2	損傷				市市甘油指字目	Major 次要		
	۷.			皮損;深刮傷;深	的很,休坚少	以共他損百正			
		Damage		下能接受的。			Minor		
				Crack; deep scrat					
			•	ressure mark or	other damage	e is not			
	_		_	cceptable.					
	З.	異物		導電異物附著在導	<b>禄,</b> 軟板相場	战喝乙間的異物	次要		
		Foreign		是不能接受的。			Minor		
		material		Conductive foreig					
				eads, foreign ma		n film and			
			g	lass are not acce	eptable.				
L	1		L						

#### **14. APPENDIXES**

#### **APPENDIX 1: DEFINITIONS**

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

#### **B. DEFINITION OF CONTRAST RATIO**

The contrast ratio is defined as the following formula:

Contrast Ratio =	Luminance of all pixels on measurement
CONTRAST RATIO =	Luminance of all pixels off measurement

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.





Figure 2: Response time

#### D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.






#### **APPENDIX 2: MEASUREMENT APPARATUS**

#### A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-670, MINOLTA CS-100



PR-670 / MINOLTA CS-100 Color Analyzer


#### B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer

#### C. ESD ON AIR DISCHARGE MODE



#### **APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE**

## Precautions for Handling


- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).



- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.



 Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).





TAB

(1-5) (seal)


\*\*\*\*\*

FPC






9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.




10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.



- 31 -

- 11. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 14. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 15. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 16. Suggestion for soldering process:
  - i. TAB Lead- free soldering hot bar process
    - 1. Use pulse heated bonding tool equipment
    - Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
    - 3. Bonding Force:--4kg per centimeter square as the starting point.
    - Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- 32 -

- ii. TAB Lead- free soldering wire process
  - In case of manual soldering (Lead- free solder wire)
  - 1. Solder wire contact iron directly: 280 $\pm$ 5 °C at 3-5secs
  - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
  - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

## Precautions for Electrical

#### 1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

#### 2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

#### 3. Power on/off procedure


To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.



#### 4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



#### 5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

#### 6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.


- 35 -

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.



#### Black Background


#### Scrolling example



## Precautions for Mechanical

#### 1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

# 2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.

- 37 -

## Precautions for Storage and Reliability Test

#### 1. Storage

Store the packed cartons or packages at  $25 \text{ C}\pm5 \text{ C}$ ,  $55\%\pm10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

#### 2. Reliability Test

Huaersheng only guarantees the reliability of theO LEDs under the test conditions and durations listed in the specification.